An Automatic Mixed Software Hardware Pipeline Builder for CPU-FPGA Platforms
For non-expert programmers, this toolchain simplifies FPGA acceleration by automating pipeline construction and function offloading, though it is domain-specific to CPU-FPGA platforms.
Courier-FPGA automatically accelerates CPU-FPGA platform applications by gathering runtime information, constructing function call graphs, and building parallel pipelines without user intervention. In a case study on Harris-Stephens corner detection, it achieved a 15.36x speedup.
Our toolchain for accelerating application called Courier-FPGA, is designed for utilize the processing power of CPU-FPGA platforms for software programmers and non-expert users. It automatically gathers runtime information of library functions from a running target binary, and constructs the function call graph including input-output data. Then, it uses corresponding predefined hardware modules if these are ready for FPGA and prepares software functions on CPU by using Pipeline Generator. The Pipeline Generator builds a pipeline control program by using Intel Threading Building Block to run both hardware modules and software functions in parallel. Finally, Courier-FPGA dynamically replaces the original functions in the binary and accelerates it by using the built pipeline. Courier-FPGA performs these acceleration processes without user intervention, source code tweaks or re-compilations of the binary. We describe the technical details of this mixed software hardware pipeline on CPU-FPGA platforms in this paper. In our case study, Courier-FPGA was used to accelerate a corner detection using the Harris-Stephens method application binary on the Zynq platform. A series of functions were off-loaded, and speed up 15.36 times was achieved by using the built pipeline.