An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic
This work addresses hardware efficiency for reservoir computing in embedded systems, but it is incremental as it builds on existing stochastic logic methods.
The paper tackled implementing a time delay reservoir using stochastic logic on FPGA hardware, introducing a re-seeding method to mitigate noise and showing that the design performs well on noise-tolerant classification tasks while reducing area cost.
This paper presents and demonstrates a stochastic logic time delay reservoir design in FPGA hardware. The reservoir network approach is analyzed using a number of metrics, such as kernel quality, generalization rank, performance on simple benchmarks, and is also compared to a deterministic design. A novel re-seeding method is introduced to reduce the adverse effects of stochastic noise, which may also be implemented in other stochastic logic reservoir computing designs, such as echo state networks. Benchmark results indicate that the proposed design performs well on noise-tolerant classification problems, but more work needs to be done to improve the stochastic logic time delay reservoirs robustness for regression problems. In addition, we show that the stochastic design can significantly reduce area cost if the conversion between binary and stochastic representations implemented efficiently.