HORCRUX: A Complete PQC RISC-V eXtension Architecture
This work provides a unified, hardware-efficient solution for deploying post-quantum cryptography on resource-constrained embedded systems, addressing the trade-off between crypto-agility, performance, and low resource consumption.
HORCRUX introduces a compact RISC-V extension for Post-Quantum Cryptography that supports all NIST-approved algorithms, achieving speedups of up to 129x for hash-based, 9x for lattice-based, and 27x for code-based schemes on an FPGA, with minimal area overhead (fewer than 21k LUTs and 4.4k FFs).
This work presents a compact RISC-V extension for Post-Quantum Cryptography (PQC) called HORCRUX, which provides a unified Instruction-Set Extension (ISE) supporting all NIST-approved PQC algorithms. HORCRUX addresses the difficult trade-off between crypto-agility, high performance, and low resource consumption in constrained environments, a balance typically missing in hardware extensions that focus on limited PQC subsets. By targeting shared kernels across ML-KEM, MLDSA, SLH-DSA, HQC, and Falcon, the extension introduces new RISC-V instructions executed by a resource-efficient, tightly coupled coprocessor. This architecture is specifically optimized for embedded systems with strict energy budgets and limited area. Experimental evaluation on a Zynq UltraScale+ FPGA demonstrates speedups of up to 129x for hash-based, 9x for lattice-based, and 27x for code-based schemes, while adding fewer than 21k LUTs and 4.4k FFs. ASIC results from postsynthesis characterization in 65 nm CMOS are also reported, alongside a rigorous power characterization to validate the architecture's energy efficiency. The extension's modular structure maintains backward compatibility with standard RISC-V cores, offering a scalable solution for deploying PQC on constrained embedded systems.